In this paper, we present developed design procedures for a pipelined Advanced Encryption Standard [AES] encryption algorithm using Field Programmable Gate Array [FPGA].The design procedures starting from entering the design parameters until functional simulation and testing have been introduced in this paper. System throughput of 1.408Gbps has been achieved, whereas the published results for similar systems are much less than this rate [4] [5] [6] [7] .
1-INTRODUCTION:
The main factor that this paper is concerned with is to increase the throughput of the design, in another words is to decrease the timing delay between entering two successive inputs and this problem occurs because the design of the AES algorithm depends on the number of rounds in the algorithm and that the data must pass with at least 10 rounds during encryption operation [1] So in the ordinary case we won't be able to enter another data input except after at least 10 rounds which will lead to decrease the throughput of the design so In this paper, we introduce a new design technique that enables the user to enter more than one input without the need to wait until the first input has been encrypted.
The both designs of the encryption and decryption modules of the AES algorithm are introduced such that more than one input with different operation (encryption or decryption) may be applied successively to integrate both the encryption and decryption functions on one chip.Table1 introduces some of the previous trials in implementing the AES encryption algorithm.
Table 1 Pervious designs of AES Encryption Algorithm

Fig.1 Main Block of Pipelined AES Algorithm design
outputs of the design which will be described later in Table 2 .
The internal block diagram of the proposed design will be shown in Fig.5 and the main blocks in this figure are: the AES_encryptor, AES_decryptor, main_controller, key_expander and output_selector.
The Main_Controller Module:
This module shown in Fig.5 is responsible for receiving the seed key(128 bit) through the data_ip port and passes them to the key_expander through the seed_key port to begin the key expanding operation, then it waits until the key is expanded and then it enables the design to receive the input data through the same port data_ip to begin the encryption\ decryption operation with the allowance that two or more consecutive inputs can be entered in spite of the operation either (encryption or decryption) in another words the design is enabled to operate in both directions (encryption or decryption).
This module is implemented as a state diagram and the inputs to this module are data_in(128 bit), data_in_rdy(1 bit), enc_dec(1 bit) and key_rdy(1 bit) and the outputs are seed_key(128 bit), key_intr(1 bit), cipher_in(128 bit), decipher_in(128 bit), enc_en(1 bit), dec_en(1 bit), and data_rdy(1 bit).
The inputs of this module are the input to the whole design (Table 2 ) except key_rdy which indicates the main controller that the expanded keys are ready so that the controller enables the data entrance, and the output ports of the module will be discussed in Table 2 .
The Key_Expander Module:
The main functions of this module are expanding the key and passing the expanded keys to the inputs of the encryption/ decryption units and enabling the main_controller module to begin the data entrance mode by setting key_rdy signal "high" Fig.2 and these functions are achieved through the following blocks: key_controller, rcon_key, s_box_key, and rounds_keys block and the function of every block will be discussed in the following sections. 
The key_controller module:
This is the main block in the key_expander module, it do all the needed operations for expanding the key with the aid of the s_box_key block and rcon_key block as the s_box_key block contain the key S_BOX and the rcon_key block for doing the RCON operations needed for completion of the key expansion.
The rounds_key module:
This block is responsible about monitoring the key_controller block as when it finish the key expansion it passes the expanded keys to the input of the encryption and decryption units to begin the encryption/ decryption operation.
The Output_Selector Module:
The main function of this module Fig.5 is to receive the encrypted data or decrypted data and buffers the output data through the output port data_out with an output interrupt to indicate that the output data is ready. The design input ports are: data_rdy, enc_en, dec_en, cipher_out_final, decipher_out_final, clk and rst, and the output ports are: data_out and out_intr.
The output ports are the same as the output ports of the whole design and the function input ports will be discussed in Table 2 .The design of this module is introduced as a state diagram.
AES_Encryptor:
The main function of this module Fig.3 is encrypting the data for only one round of the AES algorithm and the 10 rounds are achieved by repeating this block for 10 times taking into consideration the last special round such that the Mix_ Col module is deactivated by a signal called act_mix, Fig .3 shows a single module of every block used in the AES_encryptor module, the first block is the s_box module and it is repeated 16 times to every 8 bit of the input and the second block is the Mix_col block and it is repeated 4 times and the third block is the embedded block eb1 and it is only one module in the design.
The main functions of the encryption round are implemented in this module which are:
the SBox, shift rows, mix columns, and adding the round key, such that the SBox function is implemented by the s_box block, and the mix of the columns by the Mix_col block and both adding the round key and shifting rows by the embedded block eb1.
The AES_decryptor module:
The main function of this module Fig.4 is to decrypt the input data for only one round of the AES algorithm and the 10 rounds are achieved by repeating the block for 10 times(as in the encryption operation) taking into consideration the last special round to finish the whole decryption process. 
3-AES DESIGN FUNCTIONAL SIMULATION:
This step is accomplished by the downstream tool ModelSim SE 5.7f in the FPGA advantage version 5.2 to simulate the design functionality to check if it achieves the same function designed for or not.The testing procedure is discussed in the following section.
Testing Procedure:
The clock period is 100 ns, the rst of the design is active high.First we enter the key at the input port data_in with an interrupt to indicate that the key is ready, and then we wait until the key_rdy signal is set high by the design when the expanded keys are generated, Secondly we enter the first input data with the interrupt and the enc_dec signal is set high to enable the encryption circuit, after 3 clocks we enter the second input data with the interrupt and enc_dec signal is set low to enable the decryption circuit, after 7 clocks we enter the third input data with an interrupt and enc_dec signal is set high to enable the encryption circuit, after 14 clocks the first output occurs at the data_out port with an interrupt at out_intr and after 17 clocks second output occurs at the data_out port with an interrupt and after 20 clocks the third output occurs at the data_out port with an interrupt, and the inputs and outputs values (testing string) is shown in Table3. Fig .6 illustrates the input signals timing and how it is successively entered to the design and Fig.7 shows the output signals and their delay than the input signal.
The throughput of the design is calculated by the following formula: Throughput = Block size x frequency / (number of clock cycles between two consecutive inputs).
In the proposed design the input needs 3 clock cycle between two successive inputs, the blocksize is 128 bit, and the operating frequency is equal to 33 MHz, Therefore the throughput = 1.408 Gbps/sec.
4-CONCLUSION:
The proposed design pipelined AES encryption algorithm improved the system throughput considerably. This achievement is in the expense of increasing the size of the used system.
The future work will focus on reducing the number of used blocks to minimize the system size, to be able to download the proposed design on a single chip and be implemented in different applications.
5-APPENDENCIES:
The appendices in this paper contain the functional simulation of the inputs and outputs of the proposed design as shown in Fig.6 and Fig.7 respectively. cipher_out_final 128 bit This is the input port at which the data after encryption operation is ready.
Output_selector ports decipher_out_final 128 bit This is the input port at which the data after decryption operation is ready.
